Tell your friends about this item:
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies 1st ed. 2018 edition
Zheng Wang
High-level Estimation and Exploration of Reliability for Multi-Processor System-on-Chip - Computer Architecture and Design Methodologies 1st ed. 2018 edition
Zheng Wang
This book introduces a novel framework for accurately modeling the errors in nanoscale CMOS technology and developing a smooth tool flow at high-level design abstractions to estimate and mitigate the effects of errors.
197 pages, 80 Tables, color; 72 Illustrations, color; 32 Illustrations, black and white; XX, 197 p.
Media | Books Hardcover Book (Book with hard spine and cover) |
Released | July 5, 2017 |
ISBN13 | 9789811010729 |
Publishers | Springer Verlag, Singapore |
Pages | 197 |
Dimensions | 485 g |