Tell your friends about this item:
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 1990 edition
Debashis Bhattacharya
Hierarchical Modeling for VLSI Circuit Testing - The Springer International Series in Engineering and Computer Science 1990 edition
Debashis Bhattacharya
To match this high-level circuit model, we introduce a high-level bus fault that, in effect, replaces a large number of SSL faults and allows them to be tested in parallel.
160 pages, biography
Media | Books Hardcover Book (Book with hard spine and cover) |
Released | December 31, 1989 |
ISBN13 | 9780792390589 |
Publishers | Springer |
Pages | 160 |
Dimensions | 155 × 235 × 11 mm · 426 g |
Language | English |
Show all
More by Debashis Bhattacharya
See all of Debashis Bhattacharya ( e.g. DVD , Hardcover Book , Paperback Book and CD )